M-J-3-26

Number of Bad Rocs: 1
Total number bad/defective pixels: 8829
Percent Bad Bump Bonds (Electrical): 0.02%
Grade: C
Grades that were not A:
   ROC4: Grade C; biggest contribution: 4160 dead pixels
   ROC6: Grade C; biggest contribution: 160 dead pixels
   ROC12: Grade C; biggest contribution: 4160 dead pixels
   ROC14: Grade C; biggest contribution: 124 VCal threshold defect pixels
   X-Ray: I
ROC failure modes:
   ROC4: Zombie
   ROC6: Dead DC w/ good Trim
   ROC12: Zombie
   ROC14: Dead DC w/ good Trim
Timeable: Yes
RTD temperature during testing: -18C
Number of pXar errors during testing: 3
Double Columns below 95% efficiency: Not Set
Double Columns below 98% efficiency: Not Set
Double Columns below 0.60 uniformity: Not Set
Double Columns above 1.50 uniformity: Not Set
Next Testing Step: Rejected
Official name of position: Not Set
Full Test at 17C Full Test at -20C X-ray Testing Thermal Cycling

Run at -300V

Unaddressable &
Unmaskable Pix
ROC00
ROC10
ROC20
ROC30
ROC40
ROC50
ROC60
ROC70
ROC150
ROC140
ROC130
ROC120
ROC110
ROC100
ROC90
ROC80
 Bad Bumps (elec)
ROC00
ROC10
ROC20
ROC30
ROC40
ROC56
ROC60
ROC70
ROC150
ROC147
ROC130
ROC120
ROC110
ROC100
ROC90
ROC82
 Dead Pix
ROC00
ROC10
ROC20
ROC30
ROC44160
ROC50
ROC6160
ROC70
ROC150
ROC1483
ROC130
ROC124160
ROC110
ROC100
ROC90
ROC80
Vcal Thresh Defect Pix
ROC00
ROC10
ROC20
ROC30
ROC40
ROC50
ROC691
ROC70
ROC1524
ROC14124
ROC130
ROC120
ROC110
ROC1012
ROC90
ROC80
 IV Criteria
I(V=150) < 2uAI(V=150)/I(V=100) < 10
On Wafer:

PASS

PASS

Bare Module:

PASS

PASS

Fully Assembled:

PASS

PASS

Module at FNAL (+17C):

PASS

PASS

Module at FNAL (-20C):

PASS

PASS

X-Ray Slope
ROC0 
ROC1 
ROC2 
ROC3 
ROC4 
ROC5 
ROC6 
ROC7 
ROC15 
ROC14 
ROC13 
ROC12 
ROC11 
ROC10 
ROC9 
ROC8 
 X-Ray Offset
ROC0 
ROC1 
ROC2 
ROC3 
ROC4 
ROC5 
ROC6 
ROC7 
ROC15 
ROC14 
ROC13 
ROC12 
ROC11 
ROC10 
ROC9 
ROC8 
 Lowest DC Uniformity
ROC0 
ROC1 
ROC2 
ROC3 
ROC4 
ROC5 
ROC6 
ROC7 
ROC15 
ROC14 
ROC13 
ROC12 
ROC11 
ROC10 
ROC9 
ROC8 
 Highest DC Uniformity
ROC0 
ROC1 
ROC2 
ROC3 
ROC4 
ROC5 
ROC6 
ROC7 
ROC15 
ROC14 
ROC13 
ROC12 
ROC11 
ROC10 
ROC9 
ROC8 
 Lowest DC Efficiency
(Low Rate)
ROC0 
ROC1 
ROC2 
ROC3 
ROC4 
ROC5 
ROC6 
ROC7 
ROC15 
ROC14 
ROC13 
ROC12 
ROC11 
ROC10 
ROC9 
ROC8 
 Lowest DC Efficiency
(High Rate)
ROC0 
ROC1 
ROC2 
ROC3 
ROC4 
ROC5 
ROC6 
ROC7 
ROC15 
ROC14 
ROC13 
ROC12 
ROC11 
ROC10 
ROC9 
ROC8 

2016-02-15 12:45:14 Next Testing Step set to Thermal cycling by Petra
2016-02-16 10:05:48 Completed post-assembly tests: Thermal Cycling, by Petra
2016-02-16 10:05:48 Next Testing Step set to Full test at 17C by Petra
2016-02-16 17:40:19 Next Testing Step set to Debugging by Petra
2016-02-16 17:40:19 Fails PreTest: ROC6 small Delta(Iana); ROC4 small Iana; no tornado plots.     --Petra
2016-02-18 11:43:58 Next Testing Step set to Full test at 17C by drberry
2016-02-18 11:43:58 ROC 4 high Iana draw and ROC6 low Iana draw. ROC 4 and 12 require high Vana to function (250). ROC4 suspect DC0 has severe issue. ROC6 DC18, ROC12 DC6 and DC20, and ROC14 DC43 all have issues. Module is very bad, but should be able to complete standard calibration procedure.     --drberry
2016-02-19 14:09:09 Test results and config files can be found in: M-J-3-26_FPIXTest-17C-FNAL-160219-0934_2016-02-19_09h35m_1455896101
2016-02-19 16:56:15 Test results and config files can be found in: M-J-3-26_FPIXTest-m20C-FNAL-160219-1203_2016-02-19_12h03m_1455905012
2016-02-19 18:42:08 Completed post-assembly tests: Full test at 17C, Full test at -20C, Thermal Cycling, by Petra
2016-02-19 18:42:08 Set to Rejected by Petra
2016-02-19 18:42:08 GradeC: 5 junky ROCs! Asawk all caused by dcol problems.     --Petra
2016-08-17 19:47:20 Test results and config files can be found in: M-J-3-26_FPIXTest-m20C-FNAL-160219-1203_2016-02-19_12h03m_1455905012

2016-02-19 12:03:00
breakdown=605.0

2016-02-19 12:03:00
BB3_rescaledThr
2016-02-19 12:03:00
PixelAlive_PixelAlive
2016-02-19 12:03:00
PixelAlive_MaskTest
2016-02-19 12:03:00
PixelAlive_AddressDecodingTest
2016-02-19 12:03:00
PhOptimization_PH_mapLowVcal
2016-02-19 12:03:00
PhOptimization_PH_mapHiVcal
2016-02-19 12:03:00
Scurves_sig_scurveVcal_Vcal
2016-02-19 12:03:00
Scurves_thr_scurveVcal_Vcal
2016-02-19 12:03:00
Trim_TrimMap
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
Vana=[74, 74, 78, 78, 78, 78, 156, 70, 69, 79, 74, 70, 49, 61, 74, 69]

2016-02-19 12:03:00
Iana=[24.0, 24.0, 24.0, 24.0, 7.2, 24.0, 24.0, 24.0, 24.0, 24.0, 24.0, 24.0, 24.0, 24.0, 24.0, 24.0]

2016-02-19 12:03:00
VthrComp=51, CalDel=141

2016-02-19 12:03:00
VthrComp=51, CalDel=144

2016-02-19 12:03:00
VthrComp=51, CalDel=132

2016-02-19 12:03:00
VthrComp=51, CalDel=137

2016-02-19 12:03:00
VthrComp=49, CalDel=96

2016-02-19 12:03:00
VthrComp=51, CalDel=135

2016-02-19 12:03:00
VthrComp=73, CalDel=125

2016-02-19 12:03:00
VthrComp=51, CalDel=146

2016-02-19 12:03:00
VthrComp=51, CalDel=145

2016-02-19 12:03:00
VthrComp=51, CalDel=138

2016-02-19 12:03:00
VthrComp=51, CalDel=151

2016-02-19 12:03:00
VthrComp=51, CalDel=137

2016-02-19 12:03:00
VthrComp=49, CalDel=96

2016-02-19 12:03:00
VthrComp=51, CalDel=142

2016-02-19 12:03:00
VthrComp=51, CalDel=118

2016-02-19 12:03:00
VthrComp=51, CalDel=145

2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00
2016-02-19 12:03:00