P-B-4-06

Number of Bad Rocs: 0
Total number bad/defective pixels: 698
Percent Bad Bump Bonds (Electrical): 1.05%
Grade: C
Grades that were not A:
   ROC3: Grade B; biggest contribution: 89 bad bumps
   ROC4: Grade B; biggest contribution: 61 bad bumps
   ROC13: Grade C; biggest contribution: 528 bad bumps
   X-Ray: I
Timeable: Yes
RTD temperature during testing: Not Set
Number of pXar errors during testing: Not Set
Double Columns below 95% efficiency: Not Set
Double Columns below 98% efficiency: Not Set
Double Columns below 0.60 uniformity: Not Set
Double Columns above 1.50 uniformity: Not Set
Next Testing Step: Ready for Mounting
Official name of position: Not Set
Full Test at 17C Full Test at -20C X-ray Testing Thermal Cycling

Run at -300V

Unaddressable &
Unmaskable Pix
ROC00
ROC10
ROC20
ROC30
ROC40
ROC50
ROC60
ROC70
ROC150
ROC140
ROC130
ROC120
ROC110
ROC100
ROC90
ROC80
 Bad Bumps (elec)
ROC00
ROC10
ROC20
ROC389
ROC461
ROC54
ROC60
ROC71
ROC150
ROC140
ROC13528
ROC125
ROC118
ROC100
ROC90
ROC80
 Dead Pix
ROC00
ROC10
ROC20
ROC30
ROC40
ROC52
ROC60
ROC70
ROC150
ROC140
ROC130
ROC120
ROC110
ROC100
ROC90
ROC80
Vcal Thresh Defect Pix
ROC0 
ROC1 
ROC2 
ROC3 
ROC4 
ROC5 
ROC6 
ROC7 
ROC15 
ROC14 
ROC13 
ROC12 
ROC11 
ROC10 
ROC9 
ROC8 
 IV Criteria
I(V=150) < 2uAI(V=150)/I(V=100) < 10
On Wafer:

PASS

PASS

Bare Module:

PASS

PASS

Module at FNAL (-20C):

PASS

PASS

X-Ray Slope
ROC0 
ROC1 
ROC2 
ROC3 
ROC4 
ROC5 
ROC6 
ROC7 
ROC15 
ROC14 
ROC13 
ROC12 
ROC11 
ROC10 
ROC9 
ROC8 
 X-Ray Offset
ROC0 
ROC1 
ROC2 
ROC3 
ROC4 
ROC5 
ROC6 
ROC7 
ROC15 
ROC14 
ROC13 
ROC12 
ROC11 
ROC10 
ROC9 
ROC8 
 Lowest DC Uniformity
ROC0 
ROC1 
ROC2 
ROC3 
ROC4 
ROC5 
ROC6 
ROC7 
ROC15 
ROC14 
ROC13 
ROC12 
ROC11 
ROC10 
ROC9 
ROC8 
 Highest DC Uniformity
ROC0 
ROC1 
ROC2 
ROC3 
ROC4 
ROC5 
ROC6 
ROC7 
ROC15 
ROC14 
ROC13 
ROC12 
ROC11 
ROC10 
ROC9 
ROC8 
 Lowest DC Efficiency
(Low Rate)
ROC0 
ROC1 
ROC2 
ROC3 
ROC4 
ROC5 
ROC6 
ROC7 
ROC15 
ROC14 
ROC13 
ROC12 
ROC11 
ROC10 
ROC9 
ROC8 
 Lowest DC Efficiency
(High Rate)
ROC0 
ROC1 
ROC2 
ROC3 
ROC4 
ROC5 
ROC6 
ROC7 
ROC15 
ROC14 
ROC13 
ROC12 
ROC11 
ROC10 
ROC9 
ROC8 

Picture File
OR
Zip File of Pictures
OR
XML File of Test Results

Timeable:

Next Testing Step:
     Note: Modules cannot be rejected without a comment.

ROC: Failure Mode:

Additional Notes

User:
     Note: User field is required

Log in to edit and submit

2015-10-12 11:55:00
breakdown=518.5

2015-10-12 11:55:00
BB3_rescaledThr
2015-10-12 11:55:00
PixelAlive_PixelAlive
2015-10-12 11:55:00
PixelAlive_MaskTest
2015-10-12 11:55:00
PixelAlive_AddressDecodingTest
2015-10-12 11:55:00
PhOptimization_PH_mapLowVcal
2015-10-12 11:55:00
PhOptimization_PH_mapHiVcal
2015-10-12 11:55:00
Scurves_sig_scurveVcal_Vcal
2015-10-12 11:55:00
Scurves_thr_scurveVcal_Vcal
2015-10-12 11:55:00
Trim_TrimMap
2015-10-12 11:55:00
Vana=[119, 133, 115, 119, 137, 128, 123, 113, 110, 110, 113, 106, 110, 128, 115, 123]

2015-10-12 11:55:00
Iana=[24.2, 24.2, 24.2, 24.2, 24.2, 24.2, 24.2, 24.2, 24.2, 24.2, 24.2, 24.2, 24.2, 24.2, 24.2, 24.2]

2015-10-12 11:55:00
VthrComp=140, CalDel=51

2015-10-12 11:55:00
VthrComp=143, CalDel=51

2015-10-12 11:55:00
VthrComp=138, CalDel=51

2015-10-12 11:55:00
VthrComp=131, CalDel=51

2015-10-12 11:55:00
VthrComp=143, CalDel=51

2015-10-12 11:55:00
VthrComp=147, CalDel=51

2015-10-12 11:55:00
VthrComp=128, CalDel=51

2015-10-12 11:55:00
VthrComp=133, CalDel=51

2015-10-12 11:55:00
VthrComp=126, CalDel=51

2015-10-12 11:55:00
VthrComp=141, CalDel=51

2015-10-12 11:55:00
VthrComp=144, CalDel=51

2015-10-12 11:55:00
VthrComp=144, CalDel=51

2015-10-12 11:55:00
VthrComp=123, CalDel=51

2015-10-12 11:55:00
VthrComp=139, CalDel=51

2015-10-12 11:55:00
VthrComp=143, CalDel=51

2015-10-12 11:55:00
VthrComp=148, CalDel=51

2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00
2015-10-12 11:55:00